Reconfigurable Architecture for Network Flow Analysis
نویسندگان
چکیده
منابع مشابه
Reconfigurable Parallel Data Flow Architecture
This paper presents a reconfigurable parallel data flow architecture. This architecture uses the concepts of multi-agent paradigm in reconfigurable hardware systems. The utilization of this new paradigm has the potential to greatly increase the flexibility, efficiency, expandability of data flow systems and to provide an attractive alternative to the current set of disjoint approaches that are ...
متن کاملA Run-Time Reconfigurable Architecture for Embedded Program Flow Verification
Poorly written software can pose a serious security risk. Applications designed for embedded processors are especially vulnerable, as they tend to be written in lower-level languages for which security features such as runtime array bounds checking are typically not included. The problem is exacerbated by the fact that these potentially insecure embedded applications are widely deployed in a va...
متن کاملA Distributed Processing Network Architecture for Reconfigurable Computing
This paper introduces a set of rules and guidelines for the implementation of a Distributed Processing Network (DPN) as the basis for a dynamic reconfigurable architecture targeted at improving the performance of microprocessor (μP) based systems in computationally intensive application domains. In order to provide the computation gains needed to improve upon the performance of the μP, the DPN ...
متن کاملA Reconfigurable Network Architecture For Parallel Prefix Counting
We propose an efficient reconfigurable parallel prefix counting network based on the recently-proposed technique of shift switching with domino logic, where the discharging signals can propagate along the switch chain asynchronously and produce a semaphore to indicate the end of each domino process. This results in a network that is fast and highly hardwarecompact. The proposed architecture for...
متن کاملA Novel Reconfigurable Architecture for Wireless Sensor Network Nodes
Most wireless sensor network nodes use a CPU to implement the main functionality in software. This provides flexibility compared with a pure ASIC implementation. However, due to the wakeup overhead and waiting periods the total energy consumption of periodic measurements and network listening is considerably increased. To tackle this problem novel reconfigurable peripheral blocks are introduced...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 2008
ISSN: 1063-8210
DOI: 10.1109/tvlsi.2007.912115